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1571 ABSTRACT 
Architecture for step-oriented pipeline data processing 
is disclosed utilizing a plurality of cascaded modules, 
each module including a programmable general pur- 
pose processor and a read/write random access mem- 
ory. The memory of each module, shared with the next 
module in cascade serves as an output memory for the 
processor and the input memory for the next processor. 
An additional memory is provided to serve as the input 
memory of the first module, and each module is pro- 
vided with a memory, which may be a read-out mem- 
ory, to store a program for the processor. Each module 
is further provided with a logic network for resolving a 
potential memory sharing conflict by awarding priority 
to the processor of the module. 
8 Claims, 10 Drawing Figures 
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SUMMARY OF THE INVENTION 
In accordance with the present invention, an archi- 
tecture for step-oriented pipeline data processing is 
5 comprised of a plurality of cascaded modules, each 
module including a general purpose processor, a gen- 
eral purpose read/write memory for data output, and an 
additional memory, which may be a read-only memory, 
for storing a program for the processor. The general 
purpose read,write memory of each module is shared 
with the processor of the next module in cascade, Each 
shared read,write memory has two ports, one for ac- 
cess by one processor and the other for access by the 
next processor, and means for resolving potential mem- 
15 ory sharing conflict in response to a first select signal 
from one processor seeking access and a second select 
signal from the next processor seeking access by grant- 
ing acceSS to the one processor. ne other processor is 
granted access only when the one procmr is not re- 
The novel features of the invention are set forth with 
will 
from the following description when 
STEP-ORIENTED PIPELINE DATA PROCESSING 
SYSTEM 
ORIGIN OF THE INVENTION 
made in t'' per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435, 42 U.S.C. Sec. 2457). 
This is a division of application Ser. No. 873,73 1, filed 
Feb. 17, 1978. 
The invention described herein 
BACKGROUND O F  THE INVENTION 
This invention relates to an automated system for 
quantitative biopsy analysis of muscle tissue. 
Research studies into muscufar dysfunction and, in 
particular, the clinical diagnosis of neuromuscular dis- 
eases frequently require a biopsy anafysisfor the classifi- 2o questing Bccess. 
cation and characterization of muscle tissue. By analyz- 
ing such characteristics as the size, texture or density of 
the muscle fibers, neurologists can use the information 
of each disease. One tool to aid in that effort has been 25 
found using the science of histochemistry, wherein the 
chemical constitution and microscopic anatomy of fiv- 
ing cells and tissue are studied on stained microscope 
slides. While enzyme histochemical methods have been 
implemented only in the past decade, the techniques 30 system functions of the invention* 
have proved to play an essential and significant role in 
both research and clinical medicine during that rela- 
tively short time. 
By producing specimens in a manner such that the 
various types of muscle fibers are distinguishable by 35 
d O r ,  a quantitative analysis of the muscfe tissue may be 
accompfished. In a normal human being, one would 
observe that the numbers of each t y p  of muscle fiber 
are roughly equal and the fiber diameter distributed 
about a mean value. Although the average film dime- 40 computer in accordance with the diagram of FIG. 5. 
ter in males is USWfly larger than in females, the SiZeS Of 
individual fiber diametem typically average approxi- 
mately fifty microns. It is both the muscular fiber size 
and the relative proportion of each type of the roughly 
POlYgOnd fiber shapes which are Primarily affected and 45 
altered by various neuromuscular diseases. For exam- 
particularity in the appended claims. The 
kt be 
to more accurately diagnose both the type and r9;5d in conjunction with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG, 
FIG. 2 is a block diagram ahstrating the 
FIGS, h, 36 and 3~ siustrate a microscopic image of 
a muscle biopsy section, a display of bundarim for 
the muscle biopsy section and a histogram for the mus- 
c$e biopsy section. 
FIG. 4 is a block diagram showing the architecture of 
the muiti-micropr-sr computer used in the inven. 
tion. 
FIG. 5 is a perspective view showing the memory 
and interconnection of micropmasor  mod&s of the 
FIG. 6 is a logic circuit diagram for a single shared 
FIG, 7 is a logic diagram for a typical microprocessor 
is a =hematic block diagram illustrating the 
method steps ofthe invention. 
memory module. 
module. 
ine a memory access conflict. 
FIG. 8 is a diagram of the clock timing activity dur- 
e 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
ple, mu%-ular atrophy reduces the mean fiber diameter 
while, on the other hand, certain diseases produce a 
diswoaortionate number of one type of fibers. A record 
of ih& abnormal changes can be maintained by a fiber 50 Attention is now directed to FIG. 1 wherein a first 
diameter histogram taken for each muscle fiber type. step 10 entails preparing, staining, and mounting a mus- 
Although use of the histogram in this manner has been cfe biopsy section on a microscope sfide. Once the bi- 
shown to be a valuable toof both in the diagnosis of opsy section has been surgically obtained, it is then 
neuromuscular disease and for the research study of the suitably prepared with a histochemical reaction, such as 
progression of degenerative muscle diseases, the prior 55 ATPase, whereby type 1 (slow) muscle fibers react 
art methods of generating the histograms have been weakly and appear light while, at the same time, type 2 
painstakingly tedious and unfortunately fraught with (fast) muscle fibers react strongly and appear dark. It is 
human errors. The reasons for this can be found in the this contrasting color differentiation utilizing histo- 
approach applied by the prior art, which was subjective chemical techniques and resulting From the staining 
in its methodology. In essence, the fiber diameter and 60 which makes it feasible for the invention to classify the 
the relative proportion of the fiber types to each other type 1 and type 2 fibers. As stated above, the number of 
were judged visually by the human eye to be either each type muscle fiber are roughly equal in a normal 
normal or abnormal while, at the same time, the quanti- human being. In step 12, the microscope slide, upon 
tative information available from the specimen was which has been mounted the stained section of muscle 
virtually ignored. In other instances, the fiber diartleters 65 tissue, is itself placed in the specimen plane of a standard 
would be measured by hand on photomicrographs and commercially-available tight microscope, A closed cir- 
then fiber diameter histograms were pIotted manually cuit television camera capable of transmitting in a black- 
from the measurements. and-white format is attached to the ocular of the micro- 
4,309,69 1 
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scope. Step 14 is accomplished by imaging the magni- This procedure provides digital analysis of video 
fied stained biopsy section on the attached television information which is not limited in what can be done, as 
camera in a transmission mode. The television system opposed to prior art analog analysis, which is restricted 
preserves the color differentiation between the dark to what can be done in real time. Here the system feeds 
(fast) fibers and the light (slow) fibers. The television 5 the microscope image into the computer which then 
camera video signal is transformed in step 16 to digital isolates and counts the fibers and measures their size. It 
form by conventional analog-to-digital converter then generates for display graphs (histograms) showing 
means. This produces a numerical representation of the the size distribution for each type fiber. This inforrna- 
specimen image consisting of a rectangular array of tion will assist physicians in diagnosing and treating 
discrete “pixels” (or picture elements). Each pixel pos- 10 muscle disease, and will facilitate research aimed at 
sesses a digital value representing the optical density or understanding human muscle disease processes, as dis- 
staining intensity of the corresponding point in the tele- cussed, for example, by V. Dubowitz and M. H. Brooke 
vision image of the muscle tissue specimen. The data is in Muscle Biopsy, A Modern Approach, W. B. Saunders 
loaded into the memory of a computer, at step 18. After- Co., Ltd. (1973). 
wards, in step 20, the digital image of the biopsy section A brief review of the procedure will now be de- 
is processed by the computer; in this manner, the indi- scribed with reference to FIGS. 3a, 36 and 3c, and 
vidual muscle fibers first are isolated. The area and discussed with reference to iterative microprocessing 
average optical density of each fiber is measured. The techniques. It should be understood, however, that the 
fibers are then classified by their staining intensity (opti- specific iterative microprocessing techniques are exem- 
cal density). A fiber-size histogram for both tvDes of 2o d a w ,  and not in any wav limiting since those skilled in 
fibers is next generated on a &itable graphics display 
terminal in step 22. The histogram curve reveals the 
number of fibers as a function of the fiber area measured 
in square microns. It may then be used as an aid to 
diagnosis or research. 
FIG. 2 depicts a conventional microscope 30 having 
a light source 32 for illumination. In the specimen plane 
between microscope 30 and light 32 is positioned a slide 
34 upon which a biopsy section of muscle tissue (not 
shown) is mounted. In the preferred embodiment, the 
biopsy specimen has been prepared using an ATPase 
reaction and then has been stained in order to distin- 
guish between “fast” and “slow” type muscle fibers. A 
television camera 40, which is capable of transmitting a 
black-and-white magnified image of the stained biopsy 
section, attaches by appropriate means to the ocular of 
microscope 30 and scans an area of microscope slide 34. 
The televised black-and-white image 38 (FIG. 3a) of the 
muscle specimen is transmitted electronically to a digi- 
tizer unit 42. Digitizer 42 converts the analog signal 
output of television camera 40 into a plurality of dis- 
crete pixels (or picture elements), each having a digital 
value corresponding to the particular density of the 
corresponding point in the stained biopsy section. The 
digital values are then processed by a special-purpose 
digital computer 44 capable of isolating and classifying 
individual muscle fibers. 
In the preferred embodiment, special-purpose com- 
puter 44 is designed and particularly adapted for use in 
a scientific, clinical environment by reason of a sequen- 
tial programming, step-oriented pipeline architecture 
comprising an LSI microprocessor and program 46 and 
two memory units 48, 50. The digital values of the pix- 
els are loaded into the memory 48 of computer 44. De- 
pending upon the particular analysis required, a com- 
puter program, which is stored in a third memory (not 
shown), commands the microprocessor 46 to access and 
process the data stored in input memory 48. 
The processing is designed to compute measurements 
of the number and area, as well as the density of each of 
the muscle fibers. Classification of each type of fiber 
according to average optical density is also accom- 
plished by the processing step. At the end of the pro- 
cessing step, the total number of each type of muscle 
fiber having each discrete area value are triggered by 
the computer program to display fiber area histograms 
for each fiber type on a suitable output terminal 51. 
;he i r t  will know of other techhques which may be 
employed, such as those described by Azriel Rosenfeld 
and Avinash C. Kah in Digital Picture Processing, Aca- 
demic Press (1976), and Richard 0. Duda and Peter E. 
25 Hart in Pattern Classfication and Scene Anahsis, John 
Wiley & Sons (1973). 
FIG. 30 is a microscope image of a muscle biopsy 
section as presented to the television camera. It is digi- 
3o tized and stored as discrete pixel values proportional to 
the optical density of corresponding points in the speci- 
men. For simplicity, only two distinct densities are 
illustrated: one for type 1 (slow) fibers which appear 
light, and one for type 2 (fast) which appear dark 
35 (shaded), although in practice there will be some fibers 
which will appear between light and dark, but which 
may nevertheless be classifiable as one of the two types. 
(In some analysis, three types are classified, and in such 
analysis the techniques are simply expanded to accom- 
4o modate the third type and ultimately generate a histo- 
gram for these types.) In the normal human, the number 
of each type fiber is roughly equal, with fiber diameter 
distributed around approximately 50 microns, although 
various neuromuscular diseases affect fiber size and the 
45 relative proportion of the types. In this example, both 
the fiber size and type is relatively normal. 
Once the pixel data is loaded into memory, the 
boundaries of the fibers are determined. Then they are 
classified as to type, and as to size for each type, in order 
50 to display a histogram. FIG. 36 illustrates the fiber 
boundaries, and FIG. 3c illustrates a typical histogram. 
To determine the boundaries, the microprocessor scans 
the pixels systematically beginning, for example, at the 
upper left and proceeding row by row from top to 
55 bottom. For each pixel, beginning with the second one, 
a comparison is made between the values of the pixels 
before and after it in the horizontal direction, and begin- 
ning with the second row, between the values of the 
pixels above and below it. Any marked change of 
60 greater than some predetermined magnitude indicates a 
boundary. This technique of computing the mathemati- 
cal gradient magnitude at each pixel is relatively simple 
and accurate for determining fiber image boundaries. 
An isolated muscle fiber image is then defined as a con- 
65 nected (adjacent) set (group) of pixels all having gradi- 
ent magnitudes less than some preset threshold value. 
Each fiber thus isolated is assigned a unique number for 
reference purposes. 
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It would be feasible to determine all of the bound- biopsy specimen. to be passed from left to right through 
aries, and to dbsphy the boundaries as by FIG. 3b for a various stages of prcessing. A program bus 52 has the 
human operator to interactively correct since enperi- capability of being used to load the required programs 
ence wili enable the operator to determine where the directly into the program memory blocks MZ and M4 
microprocessor has likely failed to detect a boundary 5 before the processing begins. Due to the novel iterative 
between fibers. It would also be feasible to program arrangement of the components, it is neceswiary that 
such review for automatic correction. That is accom- each of the data memory blocks Mi, M2. MI, Mj, Ms is 
plished by causing the program to start at a specified designed to have two ports for access by two separate 
point inside a particular fiber and execute a region processors. Since the processors are required to share 
growing algorithm thereby sequentially expanding a 10 the memory blocks, memory access conflicts may arise 
boundary about the point until the border of the fiber is and must be resolved. One exemplary way to do this is 
reached. This  algorithm is relatively simple from an to have one of the two micro-processor units stop until 
imaging process point of view because the fiber bound- the memory-sharing conflict is terminated using clock 
ary about any point is convex. In either case, the next stretching techniques. 
procedure would be to classify each bounded area as to 15 FIG. 5 shows one embodiment of the preferred hard- 
type, and to classify it as to size for each type. The area ware configuration for the architecture illustrated in 
measurement of a particular fiber is simply the number FIG. 4. Printed electronic circuit boards 54, 55 com- 
of pixels inside the boundary multiplied by the area, at prise two processors P2, P4 having clock stretching 
the specimen plane, of a single pixel, while the optical capabi'tities and five memory blocks Mi, k32, M3? Md, 
density of the fiber is the average of the pixel vafues 20 M5. The circuit boards are placed adjacent to each 
inside the boundary. Typing is accomplished by corn- other and plugged into a power and clock bus 56. In the 
paring the optical density of each fiber with a predeter- preferred embodiment, the b a r d s  are ordered in the 
mined range of optical density for each type. At the following sequence: M2i- I ,  Mza P:!,, I . . for i =  1,2,3 . . 
same time, the number of fibers of each type and size are . - Bus 56 is implemented as back-plane wiring carrying 
also counted, to complete the data required for a fiber 25 five volts, a ground GD, and dual phase clock pulses 
size histogram. In that manner automatic quantitative Qll, @2on a conventional card rack (not shown). On top 
analysis is provided to replace the usual prior art analy- of each processor and memory card are located two 
sis which is quite subjective in its classification of fiber connectors 58,643 forming the two access ports required 
types and size, and is extremely tedious and subject to for communication between each iterative module. 
many errors due to operator fatigue. 30 Each port is comprised of address, data and control 
From the foregoing it is seen that the major process- lines. The communication is carried via ribbon cables 62 
ing is that of isolating the areas. The gradient-based each having four connectors 64. For instance, a single 
fiber isolation technique just described separates the strip of ribbon cable 63 can connect Pz with MI,  Mzand 
fibers In the digitized image format very simply and M3; while, at the same time, a second strip of cable 65 
with a high degree of accuracy. Before measuring the 35 ran connect P4 with M3, M4 and Ms. By using this ar- 
fihrs as to density (type) and area (size) a shape analysis rangement of but two standard types of processor and 
program may be employed to examine each fiber, and to memory printed circuit cards 54: 55 many different 
separate those shapes corresponding to touching fibers configurations are possible. For example, one need not 
where the isolation program has faifed to properly ko- be limited in the number of such memory cards 54 
late the fibers, or an operator examines the image of 40 which can be utilized for either data or program rnem- 
FIG. 3b and interactively separates touching 8krs .  ory blocks. The configuration depicted in FIG. 5 can 
Alternativefy, both the isolation program and the easily be modified to reflect those changes by appropri- 
human operator may be used to perfect isolation of the ately rewiring ribbon cables 62. 
fibers. Attention is now directed to FIG. 6 which illustrates 
In FIG. 4, the preferred architectural arrangement 45 the logic diagram for a typicai two-port memory block 
for the computer 44 is illustrated as comprising a plural- module. The unbuffered solid state memory block 56 
ity of microprocessors P2, P4 . . . and a plurality of holds a capacity of 4096 bytes, each having eight bits, 
memory blocks MI, Mz Each of the memory blocks and is implemented with standard integrated circuit 
is a two-port memory block; the capacity of each block memory chipsf s w h  as tpe Intel 2102 referred to herein- 
holds 4096 eight-bit bytes. Each of the microprocessors 50 before. In addition to a ReadNri te  (RN) line and an 
may be a conventional microprocessor such as the active low ENABLE (E) h e ,  memory 66 has twelve 
MC6800 manufactured by Motorola and American bits of ADDRESS (ADK) input, eight bits of DATA 
Microsystem inc. Processor P2 is connected electroni- IN (D~ry) and eight bits of DATA OUT (DouT). The 
cally with data memory blocks MI, M3 and also with a circuit itself has two ports through which two separate 
program memory block M2; while processor P4 is simi- 55 processors a n  access memory 66. A ftrst Port 1 is the 
larly connected to data memory blocks M3, M5 and to high-priority port and a second Port 2 is itssigned low 
program memory block M4. fn operation, processor Pz priority. fn each case, the lower order tweive bits of the 
is controlled by a computer program stored in memory ADDRESS (A1 I-Ao) together with the eight-bit 
block Mz. Processor P:! reads its program from memory DATA bus 67 are routed to the memory chips in block 
block Mz, takes its input data from Mi, and stores its 60 06 by suitable port select logic 8s shown. In the pre- 
output data in M3. Simiiarly, P4 reads its instructions ferred embodiment, four groups of tri-state buffers 68 
from a program stored in Mq, and its input data from are employed, under logical cantrat, $0 connect or dis- 
M3 and writes its output data into M5. Each of the mem- connect the ADDRESS and DATA lines from each 
ory blocks is comprised of a commercially available port to block 66. 
integrated circuit memory chip, such as the 2012 mem- 65 The logic circuitry used to accomplish the actual port 
ory chip manufactured by Intel Corporation. selection function is also shown in FIG. 6. When the 
The architecture depicted by FIG. 4 makes it possible most significant four bits (A~~-AE)  of the ADDRESS 
for input data, such as the televised images of a muscle applied to Port 1 select this particutar memory block 66 
4,309,69 1 
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by specifying its assigned address, then a first block three cycles. At that moment, the signal is 
select signal (BSl) goes high. Likewise, when the pro- caused to go high (inactive) and access to the memory 
cessor which is connected to Port 2 selects memory is awarded to the second processor. During the period 
block 66, a second block select signal (BS2) goes high. from point 3 to point 4, the second processor completes 
The memory is enabled only when either BSI or BS2 5 its extended clock cycle. The net result of the timing 
goes high; otherwise, it is dormant. At any given time, sequence depicted in FIG. 8 is that when two micro- 
a port select signal (PS) determines which of the two processors attempt to access the same memory, the 
ports is actually connected to block 66. By default, Port line goes low, in turn freezing the second pro- 
1 is assigned access to the memory block and, corre- cessor in Phase 1 (@]) of its clock cycle. The second 
spondingly, PS goes low. However, when BS2 goes 10 processor is thereby stopped until the first processor 
high and, at the same time, BSI is low to signify that finishes accessing the memory. As soon as the memory 
only the processor connected to Port 2 has selected the access conflict terminates, the second processor is al- 
memory block, PS goes high and the memory is lowed to continue its operation in phase with the master 
awarded to Port 2. Should a memory access conflict clock. 
arise, it is reflected by the fact that both BSl and BS2 are 15 When the microcomputer system is started up, all 
high. In that instance the PORT SELECT (PS) line processors are in the RESET condition. They remain 
automatically awards the memory to Port 1. In addi- idle while an external computer loads the required pro- 
tion, an active low WAIT signal is generated by the grams into the appropriate ReadNri te  program mem- 
logic circuitry and sent to the processor connected to ory blocks. If some or all of the program memory 
Port 2. This signal is generated by an open collector 20 blocks are Read only memory, they need not be loaded. 
gate 70 so t h a t m  lines from several memory blocks Next the operator removes the reset condition and each 
(not shown) can be wire-OR'ed and used at the same processor begins checking a specified status control 
time. In the preferred embodiment, a dummy WAIT word location in its input data memory block. The first 
signal 72 is applied to Port 1, but it is at no time pulled processor, however, begins immediately reading input 
low. Depending upon which port is selected, the 25 data from some image data source such as an image 
ReadNri te  ( R N )  input for memory 66 can be derived digitizer. When it completes the processing of the first 
from the active low WRITE input. In turn, the routing image it writes a pre-arranged status code into its output 
of the bidirectional DATA bus from memory 66 to data memory block which is the input data memory 
either Port 1 or Port 2 is controlled by the PORT SE- block of the next processor. When the second processor 
LECT (PS) line and the data direction by the Read/- 30 detects this status code it begins processing the image. 
Write ( R N )  lines. This process continues with the processors communi- 
FIG. 7 diagrams a microprocessor (pP) 74 with two cating their status via control words in the shared mem- 
access ports Port 1 and Port 2 for memory and data bus ory blocks. When a particular processor finishes one 
connection. An active low input signal having image it executes an idle loop checking its status code 
the capability of stopping processor 74 by clockstretch- 35 word, waiting for the signal that another image is ready 
ing is also shown. The Phase 1 (@I) and Phase 2 (@2) for processing. 
clock signals for microprocessor 74 are both derived Although particular embodiments of the invention 
from a master clock (@iM, @ 2 q .  As long as the WAIT have been described and illustrated herein, it is recog- 
signal is high, the master clock signal is propagated nized that modifications and variations may readily 
intact to the microprocessor. However, when the 40 occur to those skilled in the art. Consequently, it is 
WAfT signal is pulled low, the microprocessor clock intended that the claims be interpreted to cover such 
lines are, in effect, frozen with Phase 1 high and Phase modifications and equivalents. 
2 low. An active low WRITE signal is created as the What is claimed is: 
product of a Read/Write (R/W) signal, which is gener- 1. An architecture of a step-oriented pipeline data 
ated by the microprocessor, and of the Phase 2 (@2) 45 processing system comprised of cascaded computing 
clock signal. In the preferred embodiment, Port 1 and modules, each module including a programmable gen- 
Port 2 are implemented by dual connectors 58,60 wired eral purpose processor, a memory for storing a program 
in parallel. for the processor, and a general purpose read/write 
The clock timing for the shared memory port and memory, where the memory of each successive module 
microprocessor are shown in FIG. 8. At the top is a 50 in cascade is shared with the processor of the next mod- 
two-phase master clock having non-overlapping Phases ule to serve as an output memory for one processor and 
1 and 2 (@@', Q 2 M )  alternatively going high. For pur- the input memory for the next processor. 
poses of illustration, one may assume that block select 2. An architecture as defined in claim 1 wherein each 
signal BSI goes high at point 1, thereby indicating that shared memory includes an interface network having 
a first processor is using the memory via its port number 55 two ports, one for access by one processor and the other 
1. At point 2, a second block select signal BS2 goes high for access by the next processor in cascade, said inter- 
to indicate that a second processor is attempting to use face network having means for resolving a potential 
the memory via its port number 2. Since both BSI and memory sharing conflict between said processors aris- 
BS2 are high, a memory-access conflict has occurred ing when both computing modules attempt to access 
and the 
period from point 2 to point 3 the memory is awarded to 3. An architecture as defined in claim 2 wherein said 
the first processor and at the same time, the clock signal 
to the second processor is frozen with Phase 1 (@I) high a first and second select signals transmitted to said 
and Phase 2 (@2) low. The second processor is thus memory from said first and second ports respec- 
effectively stopped temporarily. At point 3, the first 65 tively, said first select signal going high when said 
processor accesses a memory location outside the mem- one processor attempts to access the memory, said 
ory block 66, thus terminating the conflict. In that man- second select signal going high when said next 
ner BSI goes low after being active for, in this case, processor attempts to access the memory; and 
signal goes low (active). During the 60 said memory simultaneously. 
conflict resolving means is comprised of 
10 
4,3O9,69 1. 
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a port select means for determining which of said other microprocessor of the cascade connected 
ports is to be connected to said read/write mem- module attempts to access the shared memory, and 
ory, said port seiect means providing a signal a port select means for determining which of said 
which is low for awarding memory access to said ports is to have access to said shared memory, said 
one processor when said first select signal is high or 5 port select means providing a signal which is low 
said second select signal simultaneously is low, and for awarding memory access to said one micro- 
said port select means providing a signal which is processor when said first select signal is high or 
high for awarding memory access to said next pro- said second select signal simultaneously is low, and 
cesor when said second select signal is high and said port select means providing a signa? which is 
said first select signa1 simultaneously is low. high for awarding memory access to said other 
4. The combination of at least two computing mod- microprocessor when said second select signal is 
des, said rnodaIes being coupled to each other in cas- high and said first select signal simultaneously is 
low. 
a general purpose processor for processing data in 7. A data processing system comprising a plurality of 
accordance with stored program instructions, 15 programmed processors and a plurality of read/write 
a first memory coupled electronically to said proces- memories for step?rienkd pipdine data processing 
sor, said first memory containing a plurality of each memory for storing the output of one programmed 
stored program instructions controlling said micro- processor for access by another processor in sequence 
processor, and and each programmed processor including a second 
a second two-port read/write memory coupled el=- 20 memory for storing its program, each microprocessor 
tronicaily through one port to said p r e s s o r  and being coupled to one other readfwrite memory in cas- 
coupled electronically through the other port to a cade through a unique interface network having two 
processor of the next module in cascade, said sec- ports for access thereto by the two processors for se- 
ond memory providing storage for output data quential step-oriented pipeltine, and means for resolving 
through said one port for said processor,r, and pro- 25 a potential memory-sharing conflict between processors 
viding a source of data for the microprocessor of arising when two processors address a shared memory 
the next module through said other port. for access thereto at the same time comprising 
5. The combination described in claim 4, wherein means for producing first and second select signals in 
each computing module further comprises means re- response to a first and a second of the two proces- 
sponsive to memory addressing signals from said pro- 30 sors addressing said memory through said first and 
c e m r  and from the processor of the next module for second ports, respectiveiy, 
resolving a potential memory sharing conflict between means responsive to said select signals for determin- 
said computing modules arising when processors of ing which of said ports connected to said shareel 
adjacent computing modules attempt to access a shared memory is to have access to said memory. 
read/write memory simultaneowfy. 8. The combination defined by cIaim 7 wherein said 
6. An apparatus as described in claim 5, wherein each means for producing said first and second select signals 
computing module includes an interface network hav- is comprised of first and second decoding means for 
ing a first port coupling the one microprocessor of the decoding bits of memory addresses from saki first and 
cascade connected module to said shared memory and a second processors, respectively, and said means respon- 
second port coupling the other microprocessor of the 40 sive to said select signals for determining which of said 
cascade connected module to said shared memory, said ports connected to said shared memory is to have access 
resolving means comprising is comprised of means for allowing said Erst port to 
a first and second select signals transmitted to said access said memory whenever said first select signal is 
shared memory from said first and second ports in present, mews for enabling said second port to have 
response to memory addressing signals from said 45 access in response to said second select signal, and 
one and said other microprocessors, respectively, means responsive to said first select signal for inhibiting 
said first select signal going high when said one said second seiect signal from enabling said second port 
microprocessor attempts to access the shared mem- to have access when said firt select signal is present. 
10 
cade, wherein each computing module comprises 
35 
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